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Abstract—This paper presents the design and implementation 
of an advanced digital controller for a 1-kW H-bridge dc–dc 
power converter. A new control algorithm based on the active 
disturbance rejection concept is developed to cope with the 
highly nonlinear dynamics of the converter and the disturbances. 
An experimental digital control system is used to implement 
the new control strategy. It consists of a digital control board 
based on the TMS320C6711 digital signal processor chip, an 
analogy I/O board, and a complex programmable logic device 
pulsewidth-modulation generation board. Using a newly devel­
oped bandwidth-paramerization technique, an autotuning method 
based on noise quantiﬁcation is also developed and tested. Exper­
imental results show the advantages and ﬂexibilities of the new 
control method for the H-bridge dc–dc power converter. 
Index Terms—Autotuning, disturbance rejection, digital signal 
processor (DSP), H-bridge dc–dc converter. 
I. INTRODUCTION 
THE dc–dc converter control design problem is a chal­lenging one because of its nonlinear dynamics and 
external disturbances. This is particularly true for the 1-kW 
H-bridge converter studied in this research. The H-bridge cir­
cuit operates in three different topologies during one duty cycle, 
which makes it discontinuous and nonlinear. The converter dy­
namics are also complex and susceptible to electrical magnetic 
interference, input line voltage disturbance, load disturbance, 
and single-event upset (SEU), if used in space applications. 
All of these factors prevent engineers from getting an accurate 
mathematical model for the converter. 
For many years, controllers for dc–dc converters could only 
be implemented in analog circuits, which limited them to pri­
marily the proportional–integral (PI) form. Although the PI con­
troller proved to be versatile and was successfully used previ­
ously in many converter controllers, its performance is obvi­
ously quite limited. With the advances of digital control hard­
ware, the digitally controlled dc–dc converter began to appear 
ability to implement sophisticated and/or ﬂexible control algo­
rithms. Digital controllers are also easy to change and test, as 
well as including lower weight, smaller size, lower implemen­
tation cost, and higher reliability and fault tolerance. 
As reported in the literature, different digital control algo­
rithms have been developed for dc–dc converters, either in a mi­
crocontroller or a digital signal processor (DSP) chip, including 
nonlinear proportional–integral–derivative (PID), fuzzy logic, 
adaptive fuzzy, and feedforward control [2]–[4]. They rely on 
either a mathematical or a heuristic model of the converter. That 
is, the development of these controllers requires much detailed 
information about the converter. Mathematical equations are de­
duced either from experimental data or by circuit analysis. How­
ever, in reality, the highly nonlinear characteristic of the con­
verter makes it difﬁcult to obtain an accurate model [5], [6]. On 
the other hand, the heuristic-based control algorithms such as 
fuzzy logic and artiﬁcial neural networks are usually quite com­
plex and take a long time to develop. In addition, these solutions 
are not portable, i.e., the control algorithms cannot be easily ad­
justed and reused for a different problem. 
Finally, tuning is an important issue for most of the control 
methods, especially for nonlinear plants, because it is still done 
mostly on a trial and error basis. The lack of knowledge in re­
lationship to design objectives and controller parameters could 
make the tuning process quite tedious. 
The paper is organized as follows. A brief introduction of a 
Westinghouse H-bridge dc–dc converter is given in Section II. 
The ADRC theory is presented in Section III. Hardware imple­
mentation and results are provided in Section IV. The autotuning 
method is developed and implemented in Section V. A conclu­
sionis given in Section VI. 
This paper presents a new converter control algorithm known 
as Active Disturbance Rejection Control (ADRC). It has the 
unique characteristics of model independence and it actively 
rejects both internal and external disturbances. The basic idea 
of this control strategy is the use of an observer to track the 
plant dynamics and unknown disturbance in real time and dy­
namically compensate for it. The purpose of this research is 
to use this new control method to develop a better digital con­
troller for the 1-kW ED408043-1 Westinghouse H-bridge dc–dc 
[1]–[4]. One of the key advantages of a digital controller is its 
technique. 
method is introduced using a bandwidth-based parameterization 
space electronics. To address the tuning problem, an autotuning 
efﬁcient, well-regulated dc–dc power conversion for on-board 
converter, which was designed for NASA to provide reliable, 
Fig. 1. ED408043-1 converter. (a) Hardware setup. (b) Circuit diagram. 
II. WESTINGHOUSE H-BRIDGE DC–DC CONVERTER 
The 1-kW ED408043-1 Westinghouse H-bridge dc–dc con­
verter, which was designed to be used in aerospace, is shown 
in Fig. 1. This converter was designed to accept an input 
voltage between 100–160 V dc and provide a regulated and 
isolated output dc voltage of 28 V for a load of up to 36 A. 
The frequency of the pulsewidth-modulation (PWM) signal 
is 20 kHz. 
The converter consists of an input electromagnetic interfer­
ence (EMI) ﬁlter, an input low-pass ﬁlter, four active switches 
(MOSFET), two passive switches (diode), a step-down isola­
tion transformer, and an output low-pass ﬁlter. The H-bridge 
operates in the following manner: When switches sw_1 and 
sw_3 turn on, the input dc voltage is applied on the primary 
side of the transformer. Next, when switches sw_2 and sw_4 
turn on, the input dc voltage is again applied on the primary 
side of transformer, but in the opposite direction. In the whole 
duty cycle, the voltage at the primary of the transformer is the 
combination of these two voltages. Details of the converter 
can be found in [5]. 
Through this H-bridge, the dc is changed to ac. Then it goes 
through a step-down transformer, which has a turns ratio of 3 : 1. 
The output voltage of the transformer is rectiﬁed by two diodes 
and ﬁltered to provide a 28-V dc output. If the duty ratio is 
changed, the output voltage also changes. The objective of the 
control is to use the PWM of the switching devices to accom­
plish closed-loop voltage regulation. 
A transfer function model of this power converter with input 
line voltage change disturbances and load change disturbance is 
shown in Fig. 2. 
This linear model was developed by applying step input ex­
periments on the converter. The time response data were col­
lected and curve-ﬁt approximations to this data were used to 
determine the linear transfer function. The readers are referred 
to [6] for more details. 
Fig. 2. Linear model of H-bridge converter. 
III. ACTIVE DISTURBANCE REJECTION CONTROL 
ADRC [7]–[9] is a relatively new control design concept and 
method. It is well known that the primary reason for using feed­
back control is to deal with the variations and uncertainties of 
the plant dynamics and unknown disturbance from the outside. 
Consider the linear model in Fig. 2: the converter is approxi­
mated as a second-order plant with the form of 
(1) 
where is the output, is the input, and is the external dis­
turbance. Rewrite it as 
(2) 
where represents 
both the internal dynamics and the 
external disturbance . Here, can be seen as the initial accel­
eration, , for a step input. Most of the existing control de­
sign methods require the detailed understanding of 
before the control design can be carried out. ADRC stipulates 
that if these disturbances, i.e., , can be observed (es­
timated) in real time, then they can be actively compensated 
without an explicit mathematical expression of it. In the fol­
lowing section, a new type of observer, the extended state ob­
server (ESO), satisﬁes this need. 
A. ESO and Observer Parameterization 
Let , , and , and assume 
is unknown but bounded, a state-space form 
of (2) is 
(3) 
where , , and , 
. A standard linear observer for (3), also known as 
the Luenberger observer, is 
(4) 
where is the observer gain. As shown in [10], 
the selection of the observer gains 
(5) 
results in the characteristic polynomial of (4) to be 
(6) 
This is known as bandwidth parameterization [10], which 
greatly simpliﬁes the observer design and tuning by making 
all observer gains a function of the observer bandwidth, . 
The bigger the , the faster the observer. In practice, this 
bandwidth is limited by hardware constraints such as noise and 
sampling rates. 
The ESO is unique in that the state is extended (augmented) to 
include . This allows it to be estimated using 
the observer (4). The parameterized observer gains in (5) make it 
convenient to tune the observer as fast as it is physically feasible. 
B. Control Algorithm and Its Parameterization 
Once the observer is built and well tuned, its output will 
track , , , respectively. By canceling the effect 
of using , ADRC actively compensates for 
in real time. The controller is designed as follows. 
First, the control law 
(7) 
approximately reduces the original plant (2) to 
(8) 
which is a much simpler control problem to deal with. A simple 
PD controller of the form 
(9) 
is usually sufﬁcient. To make the controller tuning straightfor­
ward, the PD gains can be set as 
(10) 
which yields an approximate closed-loop transfer function 
(11) 
Similarly to , is the bandwidth of the closed-loop con­
trol system. Obviously, the bigger the is, the faster the dis­
turbance rejection. Of course, this bandwidth is also limited 
by hardware constraints such as actuator saturation and sensor 
noise. 
C. Simulation Result 
The ADRC algorithm described above is ﬁrst tested in simu­
lation, using the Simulink model of the converter, as illustrated 
in Fig. 2. Measurement noises, quantization errors, line voltage, 
and load current changes are added to make the simulation as 
realistic as possible [12]. The ADRC is quite simple to set up 
and tune. Fig. 3 demonstrates the response of ADRC and its 
disturbance rejection capability. Note that the startup from 0 to 
28 V is fast, smooth, and without an overshoot. More impor­
tantly, with two disturbances simultaneously applied at 0.03 s, 
one is the input line voltage changing from 120 to 100 Vdc and 
the other is load current changing from 3 to 36 A, the output 
voltage has less than 1% deviation from the set point, and it re­
covers within 2 ms. These results were obtained with 
and . 
IV. DSP-BASED HARDWARE IMPLEMENTATION 
A. DSP-Based Digital Controller Architecture 
As mention before, a digital controller is chosen because it 
has many advantages, such as high reliability, more ﬂexibility, 
lower implementation costs, smaller size, and lower weight, etc. 
Much work has been done with DSP-based controllers for this 
H-bridge dc–dc converter [2], [11]. Fig. 4 shows the block dia­
gram of this DSP-based controller. 
The output voltage is sensed every 50 s, and the galvanic 
isolation is provided by a signal conditioning board. This analog 
signal is digitized and sent to a DSP computational unit, which 
executes the ADRC control signal and outputs the new PWM 
duty ratio. A CPLD PWM device is then used to convert the 
duty ratio to a PWM signal. This PWM signal goes through a 
gate driver board to drive the MOSFETs of the converter. 
The CPLD is used to ofﬂoad the task from the DSP and pro­
vide a fail-safe feature for the controller. If the DSP fails for 
Fig. 3. Transient response and disturbance rejection of ADRC. (a) Transient response. (b) Disturbance rejection (zoomed in). 
Fig. 4. Digital control development platform block diagram. 
Fig. 5. Stand-alone DCDS. 
some reason, the CPLD will continue to generate PWM signals 
based on the last duty ratio. 
Fig. 5 is a photograph of the stand-alone Digital Control De­
velopment Station (DCDS). 
There are three boards in this unit. The bottom one is a TI de­
velopment kit unit featuring the TMS320C6711 DSP processor. 
The middle board is a prototyping board on which custom 
CPLD circuitry has been implemented for PWM generation. 
The top board is a TI multichannel A/D board for digitizing the 
conditioned analog sensor signals. 
B. Software Development and Testing Results 
The Code Composer Studio v1.2, which comes with the Dig­
ital Control Development Station’s 6711 DSP, is used to imple­
ment and test the ADRC control algorithm. The algorithm is 
written in C, and then compiled, debugged, and linked via Code 
Composer. An output ﬁle is generated and then downloaded 
into the DSP. A watch window is provided by Code Composer. 
Through the watch window, the variable values can be set and 
retrieved while the system is running. This feature makes tuning 
control variables on-the-ﬂy possible. 
The tuning process is as follows: estimate (which can also 
be determined by experiment), set initial values of and ; 
increase them gradually until the noise level and oscillation in 
the control signal and output exceed the tolerance. Note that 
the converter behaves differently as the load is increased or re­
moved. For load increase, the converter gets more power from 
the source by increasing the duty ratio. For load removal, how­
ever, since the current cannot go back to the source because of 
the diodes, the power stored in the output capacitors can only be 
dissipated by the load. To deal with this discrepancy, different 
and are used for different load disturbances, although they 
are very close. 
The experimental comparison of ADRC with a well-tuned PI 
controller [13] is shown in Figs. 6 and 7. Two extreme scenarios 
are used to test disturbance rejection: one is a load step-up (from 
3 to 36 A), the other is load step-down (from 36 to 3 A). The re­
sults are also shown in Table I. ADRC clearly shows a marked 
improvement in terms of output voltage deviation from the set-
point and in terms of recovery time in both test scenarios. Fur­
thermore, the ADRC transient response at the maximum load of 
36 A, as shown in Fig. 8, demonstrates a smooth transition from 
0 to  28 V.  
Robustness tests were carried out using the following tests: 
1) sweep the load currents from 3 to 36 A and back with an in­
terval of 1 A, while keeping the input voltage at 120 Vdc; 2) 
randomly change load current between 3–36 A while the input 
voltage is ﬁxed at 120 Vdc; and 3) randomly change the load 
current between 3–36 A, and the input voltage between 110–140 
Fig. 6. PI and ADRC disturbance rejection comparison: load step-up. (a) PI controller. (b) ADRC. 
V. AUTOTUNING 
Fig. 7. PI and ADRC disturbance rejection comparison: load step-down. (a) PI controller. (b) ADRC. 
TABLE I
 
LOAD DISTURBANCE REJECTION COMPARISON
 
Fig. 8. Transient response at 36 A. 
Vdc at the same time. The ADRC controller for the Westing-
house converter was found to be robust and stable under all these 
conditions. 
As mentioned above, the ADRC control algorithm has only 
two tuning parameters, and , which represent the band­
width of the observer and the controller, respectively. The bigger 
the and , the faster the disturbance is observed and rejected 
by the controller. More details this tuning process can be found 
in [10]. 
Theoretically, and can be made very large, but the pres­
ence of sensor noise and practical considerations, such as the 
smoothness of the control signal, prevent and to be in­
creased beyond certain point. For every application, there is an 
optimal bandwidth where the performance is maximized sub­
ject to the physical constraints. In dc–dc converter applications, 
it appears that the tradeoff is between the bandwidth of the con­
trol loop and the noise level in the control signal. If the noise 
of the control signal is quantiﬁed and a tolerance level is estab­
lished, then the closed-loop bandwidth can be automatically ad­
justed to match a given noise tolerance level. This would be an 
entirely new way of tuning for controllers in general and ADRC 
in particular. 
A. Noise Quantiﬁcation 
The noise level in the control signal is an important mea­
sure that affects performance and the health of the actuator in 
a feedback control system. To use it as criteria in the autotuning 
process, it must be quantiﬁed mathematically. Given a control 
signal data set, one indicator of the noise level is its standard 
Fig. 9. Flowchart of autotuning. 
deviation. Let be a set of sampled con­
trol signal, the noise level indicator is deﬁned using the standard 
deviation 
(12) 
When the sampling rate is relatively fast compared to the rate 
of change in the control signal, the bigger the noise level is, 
the bigger the standard deviation , while the average of con­
trol signal changes very little. The accuracy of this measure 
depends on the length of the data set, the sampling rate, and the 
speed of change in the control signal. When the output is close 
to a steady state, which corresponds to a ﬁxed PWM duty ratio 
, this noise measure is especially effective. 
B. Hardware Implementation and Results 
The autotuning process is illustrated in Fig. 9. First, turn 
on the converter and controller, then go to closed-loop control 
mode. Set initial values of and to be small, and the output 
will reach steady state. Once it is in steady state, turn on the 
autotuning algorithm, and it will collect (20 in this case) 
sampled control signals and calculate the standard deviation. If 
the standard deviation is less than the given threshold, increase 
and by a predetermined small size, then collect another 
sampled control signals and repeat the procedure. Once the 
standard deviation reaches the given threshold, autotuning is 
completed. 
Fig. 10. Noise level indicator and control signal during autotuning. 
As mentioned above, all calculation tasks must be done in 
50 s. To save execution time and memory in the DCDS, the 
calculation of (12) is implemented in an equivalent form of 
(13) 
In every sampling cycle, the and are calculated, only 
after getting all samples, the average and the standard devi­
ation are then calculated. 
The ControlDesk in the dSPACE platform is used instead of 
the stackable DSP since the ControlDesk can track variables 
continuously. This makes it easier to plot the standard deviation 
and control signal in real time. Also, variables values can be 
set and retrieved in ControlDesk while the system is running, 
which makes it possible to adjust the variables in the autotuning 
algorithm, such as the sample number , the step size and 
, the noise level threshold, in real time. Consequently, the 
autotuning algorithm is quickly set up successfully. 
The behaviors of the noise-level indicator and the corre­
sponding control signal are shown in Fig. 10 during the auto-
tuning process. Clearly, as and are increased, the noise in 
control signal is also increased, which is reﬂected in the noise 
level indicator, . As  reaches a predetermined threshold, 
and are locked and the autotuning is complete. 
VI. CONCLUSION 
A new control algorithm and an autotuning method have been 
developed for a 1-kW H-bridge dc–dc power converter. The 
new controller is, ﬁrstly, model independent, which makes it 
easier to design and more tolerant of nonlinear dynamics. Sec­
ondly, the new control algorithm actively estimates the effects 
of the disturbance on the converter and compensates for it in real 
time. This results in a better disturbance rejection performance, 
as is shown in experimental results. A stand-alone DCDS with 
TMS320C6711 DSP chip has been employed for the realization 
of the digital control scheme. An autotuning method based on 
noise quantiﬁcation, which makes the tuning process simple and 
automatic, has been developed and tested successfully. 
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